


Sequential Systems Review

- **Combinational Network**
 - Output value only depends on input value
- **Sequential Network**
 - Output Value depends on input value and **present state** value
 - Sequential network must have some way of retaining **state** via memory devices.
 - Use a clock signal in a synchronous sequential system to control changes between states

BR 8/99

1

Sequential System Diagram




- m outputs only depend on k PS bits - Moore Machine
 - **REMEMBER: Moore is Less !!**
- m outputs depend on k PS bits AND n inputs - Mealy Machine

Slide by Prof Mitch Thornton

BR 8/99

2

Clock Signal Review



millisecond (ms)	10^{-3}	Kilohertz (KHz)	10^3
microsecond (μ s)	10^{-6}	Megahertz (MHz)	10^6
nanosecond (ns)	10^{-9}	Gigahertz (GHz)	10^9


Slide by Prof Mitch Thornton

BR 8/99

3


Memory Elements

Memory elements used in sequential systems are flip-flops and latches.



$Q(t+1)$ is Q next state

Flip-flops are edge triggered (either rising or falling edge).




Latches are level sensitive. Q follows D when G=1, latches when G goes from 1 to 0.

BR 8/99

4


D FF, D Latch operation




BR 8/99

5

Other State Elements



JK useful for single bit flags with separate set(J), reset(K) control.



Useful for counter design.

BR 8/99

6

DFFs are most common


- Most FPGA families only have DFFs
- DFF is fastest, simplest (fewest transistors) of FFs
- Other FF types (T, JK) can be built from DFFs
- We will use DFFs almost exclusively in this class
 - Will always use edge-triggered state elements (FFs), not level sensitive elements (latches).

BR 8/99

7

Synchronous vs Asynchronous Inputs

Synchronous input: Output will change after active clock edge
Asynchronous input: Output changes independent of clock



State elements often have async set, reset control.


D input is synchronous with respect to Clk

S, R are asynchronous. Q output affected by S, R independent of C. Async inputs are dominant over Clk.

BR 8/99

8

D FF with async control



BR 8/99

9

FF Timing

- Propagation Delay
 - C2Q: Q will change some propagation delay after change in C. Value of Q is based on D input for DFF.
 - S2Q, R2Q: Q will change some propagation delay after change on S input, R input
 - Note that there is NO propagation delay D2Q for DFF!
 - D is a Synchronous INPUT, no prop delay value for synchronous inputs

BR 8/99

10


Setup, Hold Times

- Synchronous inputs (e.g. D) have Setup, Hold time specification with respect to the CLOCK input
- Setup Time: the amount of time the synchronous input (D) must be *stable before* the active edge of clock
- Hold Time: the amount of time the synchronous input (D) must be *stable after* the active edge of clock.

BR 8/99

11

Setup, Hold Time



If changes on D input violate either setup or hold time, then correct FF operation is not guaranteed.


Setup/Hold measured around active clock edge.

BR 8/99

12

Registers

The most common sequential building block is the register. A register is N bits wide, and has a load line for loading in a new value into the register.



Register contents do not change unless LD = 1 on active edge of clock.


A DFF is NOT a register! DFF contents change every clock edge.

ACLR used to asynchronously clear the register

BR 8/99

13

1 Bit Register using DFF, Mux




Note that DFF simply loads old value when LD = 0. DFF is loaded every clock cycle.

BR 8/99

14

1 Bit Register using Gated Clock




Saves power over previous design since DFF is not clocked every clock cycle. Many FPGAs offer an 'enabled' DFF as an integrated unit. Gating can be optimized at transistor level in 'enabled' DFF.

BR 8/99

15

Counter

Very useful sequential building block. Used to generate memory addresses, or keep track of the number of times a datapath operation is performed.



LD asserted loads counter with DIN value.


CNT_EN asserted will increment counter on next active clock edge.

ACLR will asynchronously clear the counter.

BR 8/99

16


One way to build a Counter




BR 8/99

17

Incrementer: Combinational Building Block



When EN=1, Y = DIN + 1
When EN=0, Y = DIN



BR 8/99

18


Counter Operation

Counter A						
Aclr	Clk	En	LD	Q	Q+	Op
H	X	X	X	X	0	Async Clr
L	↑	X	H	X	Din	Load
L	↑	H	L	Q	Q+1	Increment
L	X	L	L	Q	Q	Hold

BR 8/99

19


Counter Timing (8 Bit register)



BR 8/99

20

Another Counter (Cntr 'B')



BR 8/99

21

Counter Operation

Counter B						
Aclr	Clk	En	LD	Q	Q+	Op
H	X	X	X	X	0	Async Clr
L	↑	L	H	X	Din	Load
L	↑	H	L	Q	Q+1	Increment
L	X	L	L	Q	Q	Hold
L	↑	H	H	Q	Din+1	Load Inc

EN=H, LD=H will load an incremented version of Din

BR 8/99

22


Synchronous vs Asynchronous Clear

- The ACLR line is tied to the asynchronous reset of the DFF
 - Asynchronous clear is independent of clock, will occur anytime clear is asserted
 - Usually tied to Power-On-Reset (POR) circuit
 - Not very useful for normal operation since any glitch on ACLR will clear the counter
- Would like a Synchronous Clear input (SCLR) in which the clear operation takes place on the next active clock edge.

BR 8/99

23

Cntr 'A' with SCLR Input



BR 8/99

24

Counter Operation


Counter A with SCLR							
Aclr	Sclr	Clk	En	LD	Q	Q+	Op
H	X	X	X	X	X	0	Async Clr
L	H	↑	X	X	X	0	Sync Clr
L	L	↑	X	H	X	Din	Load
L	L	↑	H	L	Q	Q+1	Increment
L	L	X	L	L	Q	Q	Hold

BR 8/99

25

Parallel Data Transfer

To transfer data between two computers, we can do it in parallel:




Parallel Data transfer requires a lot of lines to be run between computers; cabling be expensive, and bulky. Not practical for long distances.

BR 8/99

26

Serial Data Transfer

We can transfer data in **serial** fashion, e.g., one bit at a time.



BR 8/99

27

More on Serial Data Transfer?


- Serial data transfer is more common than data parallel communication because less wires than parallel data transfer, can be run longer distances
- Data can be transferred either LSB (least significant bit) to MSB (most significant bit) or vice-versa
 - Most common is LSB to MSB
- To implement serial data transfer we need a sequential building block that is called a **SHIFT register**.

BR 8/99

28

Shift Register

Very useful sequential building block. Used to perform either parallel to serial data conversion or serial to parallel data conversion.



LD asserted loads register with DIN value.

EN asserted will shift data on next active clock edge.

ACLR is async clear.


SI is serial data in.

Look at LSB of DOUT for serial data out.

BR 8/99

29


Shift Register Timing (SI = 0)



BR 8/99

30

Understanding the shift operation




BR 8/99


31

Right Shift vs Left Shift

A **right shift** is MSB to LSB



A **left shift** is LSB to MSB




BR 8/99

32

Combinational Right Shifter


We need a combinational block that can either shift right or pass data unchanged



When EN = 1, Y = D shifted right by 1 position.
When EN=0, Y = D

BR 8/99

33




4-bit Combinational RIGHT Shifter Implementation
When EN = 0, then:
Y = D3 D2 D1 D0

When EN = 1, then:
Y = SI D3 D2 D1
(right shifted by one position)

BR 8/99

34




4-bit Combinational LEFT Shifter Implementation
When EN = 0, then:
Y = D3 D2 D1 D0

When EN = 1, then:
Y = D2 D1 D0 SI
(left shifted by one position)

BR 8/99

35


Shift Register (Right shift) Implementation




BR 8/99

36

Serial Communication



Shift Register Timing (SI_A = 0)



Comments on Shift operation

- Took 8 clock cycles to serially send the 8 bits in CPU A to CPU B.
- Shift Register at CPU A ended up at \$00; Shift Register at CPU B ended up with CPU A value (\$85)
- Initial contents of CPU B shift register does not matter
- Data shifted out LSB to MSB from CPUA to CPUB. Note that data enters the MSB at CPUB and progresses toward the LSB.

BR 8/99

39

Sequential System Description

- The Q outputs of the flip-flops form a state vector
- A particular set of outputs is the **Present State (PS)**
- The state vector that occurs at the next discrete time (clock edge for synchronous designs) is the **Next State (NS)**
- A sequential circuit described in terms of state is a Finite State Machine (FSM)
 - Not all sequential circuits are described this way; i.e., registers are not described as FSMs yet a register is a sequential circuit.

BR 8/99

40


Describing FSMs

- State Tables
- State Equations
- State Diagrams
- Algorithmic State Machine (ASM) Charts
 - Preferred method in this class
- HDL descriptions

BR 8/99

41

Example State Machine



BR 8/99

42

State Assignment

State assignment is the binary coding used to represent the states

Given N states, need at least $\log_2(N)$ FFs to encode the states

(i.e. 3 states, need at least 2 FFs for state information).

$S_0 = 00$, $S_1 = 01$, $S_2 = 10$ (FSM is now a modulo 3 counter)

Do not always have to use the fewest possible number of FFs.
A common encoding is One-Hot encoding - use one FF per state.

$S_0 = 001$, $S_1 = 010$, $S_2 = 100$

State assignment affects speed, gate count of FSM

BR 8/99

43

FSM Implementation

Use DFFs, State assignment: $S_0 = 00$, $S_1 = 01$, $S_2 = 10$

PS			NS		D1 D0		State Table
Inc	Q1	Q0	Q1+Q0		D1	D0	
0	0	0	0	0	0	0	
0	0	1	0	1	0	1	Equations
0	1	0	1	0	1	0	$D1 = \text{Inc}'Q1Q0' + \text{Inc}Q1'Q0$
0	1	1	x	x	x	x	$D0 = \text{Inc}'Q1'Q0 + \text{Inc}Q1'Q0'$
1	0	0	0	1	0	1	
1	0	1	1	0	1	0	
1	1	0	0	0	0	0	
1	1	1	x	x	x	x	

BR 8/99

44

Minimize Equations (if desired)

D1		Q1Q0				Equation
Inc		00	01	11	10	
0		0	0	x	1	$D1 = \text{Inc}' Q1 + \text{Inc} Q0$
1		0	1	x	0	


D0		Q1Q0				Equation
Inc		00	01	11	10	
0		0	1	x	0	$D0 = \text{Inc}' Q0 + \text{Inc} Q1'Q0'$
1		1	0	x	0	

BR 8/99

45

FSM Usage

- Custom counters
- Datapath control



BR 8/99

46

Summary

- We will be describing sequential systems via VHDL and ASM charts
 - Use ASM chart for human reader, VHDL to allow synthesis of the design
 - Synthesis will perform combinational minimization, but not state reduction.
- Will use common sequential building blocks extensively
 - Registers, Counters, Shift registers, Memories
- Basic storage element will be DFF
- Synchronous (edge-triggered) design methodology

BR 8/99

47