



**SOPC**  
**WORLD**  
2004

# Accelerating System-Level Design and Multi-Processor Systems in FPGA

# Agenda

## Accelerating System-Level Design

- System Integration Issues
- SOPC Builder
- Interfacing to External Processors
- Summary

## Multi-Processor Systems in FPGA

- Why Use Multiple Processors?
- Multi-Processor Architectures
- Design Considerations
- Software Development

# System Integration Issues

- Matching I/O Specifications
  - Voltage Standards
  - Timing Requirements
- Connecting the Block Interfaces
  - Control Signal Types
  - Control Signal Assertion Levels
  - Data Widths
  - Transaction Timing
- Domain Crossing
  - Interface Domain
  - Clock Domain
- Time
  - Develop
  - Change Orders
  - Verification






**SOPC**  
**WORLD**  
2004

# SOPC Builder

# Embedded System Integration



# SOPC Builder: System Design

Altera SOPC Builder - EXT\_CPU

File System Module View Tools Help

System Generation

get: Nios Development Board, Stratix Pro (EP1S40) Target Device Family: Stratix System Clock Frequency: 50 MHz

Module Name	Description	Base	End	IRQ
<b>External CPU</b>	Interface to User Logic			
avalonM	Master port			
<b>tri_state_bridge_0</b>	Avalon Tri-State Bridge			
<b>lcd_16207_0</b>	Character LCD (16x2, Optrex 16207)	0x00002000	0x0000200F	
<b>dma_0</b>	DMA			
read_master	Master port			
write_master	Master port			
control_port_slave	Slave port	0x00000000	0x0000001F	
<b>cfi_flash_0</b>	Flash Memory (Common Flash Interface)	0x00000000	0x007FFFFFFF	
<b>sram_0</b>	IDT71V416 SRAM	0x00800000	0x008FFFFFFF	
<b>timer_0</b>	Interval timer	0x00910040	0x0091005F	NC
<b>lan91c111_0</b>	LAN91c111 Interface (Ethernet)	0x00900000	0x0090FFFF	
<b>cpu_0</b>	Nios II Processor - Altera Corporation			
instruction_master	Master port			
data_master	Master port			
jtag_debug_module	Slave port	0x00000000	0x000007FF	
<b>onchip_memory_0</b>	On-Chip Memory (RAM or ROM)	0x00000000	0x00001FFF	
<b>pio_0</b>	PIO (Parallel I/O)	0x00910020	0x0091002F	
<b>pio_1</b>	PIO (Parallel I/O)	0x00910060	0x0091006F	
<b>sdram_0</b>	SDRAM Controller	0x01000000	0x01FFFFFFF	
<b>spi_0</b>	SPI (3 Wire Serial)	0x00000020	0x0000003F	
<b>sysid</b>	System ID Peripheral	0x00910030	0x00910037	
<b>uart_0</b>	UART (RS-232 serial port)	0x00000000	0x0000001F	NC


# SOPC Builder: System Integration

The screenshot shows the Altera SOPC Builder interface for an EXT\_CPU target. The left sidebar contains a tree view of system components, including Avalon Modules (Nios II Processor, Bridges, Communication, Display, EP1C20 Nios Development, EP1S10 Nios Development, EP1S40 Nios Development, Ethernet, Extra Utilities, Legacy Components, Memory), and installed components. The main workspace displays a system diagram with components like External\_CPU (avalon), tri\_state\_bridge\_0 (avalon\_tristate), dma\_0 / read\_master (avalon), dma\_0 / write\_master (avalon), cpu\_0 / instruction\_master (avalon), and cpu\_0 / data\_master (avalon). A red box highlights a patch panel grid. A table on the right lists module names and their types.

Module Name	Type
External_CPU	Ir
avalonM	M
tri_state_bridge_0	A
avalon_slave	S
tristate_master	M
cpu_16207_0	C
dma_0	D
read_master	M
write_master	M
control_port_slave	S
cpu_flash_0	F
ram_0	IC
timer_0	Ir
cpu_91c111_0	L
cpu_0	N
instruction_master	M
data_master	M
jtag_debug_module	S
onchip_memory_0	C

- **Single Master**
  - **Multiple Slaves**
- **Multi-Master**
  - Slave-Side Arbitration
  - Optimize for Throughput
  - Patch Panel Selection
- **Automatic Generation**
  - Datapath Logic
  - Chip Selects
  - Arbitration Logic
  - Timing

# SOPC Builder: Integration





# Avalon Interface

- An Open Standard
  - Simple, Synchronous Interface
  - Switch Fabric Interconnect
    - Controls Signal Timing
    - Matching Logic Levels
- Many Signal Types Supported
  - Peripheral Uses Only the Signals it Needs
    - Any Combination of Signals Possible
  - Support for Arbitrary Setup Time, Hold Time & Wait States
- Switch Fabric Generated in SOPC Builder
  - Eliminates Tedious HDL Writing
  - Increases Intellectual Property (IP) Re-Use
  - Decreases Development Time


## *Avalon Signal Types*

reset  
chipselect  
address  
byteenable  
read  
readdata  
write  
writedata  
data  
waitrequest  
readyfordata  
dataavailable  
datavalid  
flush  
begintransfer  
endofpacket  
irq  
irqnumber  
clk  
resetrequest

***All Signals Available  
In Positive or Negative  
Form***

# Avalon Switch Fabric



- Peripherals Can Be Dedicated or Shared
  - Shared Connections Arbitrated on the Slave-Side
- Simultaneous Data Transfers Boost Throughput



# SOPC Builder: System Generation

Simulation  
Test Bench-  
Generation



Software  
Development-  
Kit Generation





System Generation  
VHDL/Verilog HDL




- C Header files
- Peripheral Drivers
- Software IDE
- Software Debuggers
- RTOS




# SOPC Builder: Applications



Custom Microcontroller




Companion Chip



Multi-Processor

# Interfacing External Processors

- Incumbent Processor or Digital Signal Processor
- Add System Elements
  - Peripherals
  - Custom Logic
  - Accelerators
- SOPC Builder Glues it Together
- Missing Element is the Interface



# Classes of Processor Interfaces

## ■ Complex & Simple Interfaces

### – Complex

- PCI(X)(Express), Rapid I/O™ & HyperTransport™ Technologies
- Solved with Specialized Logic Blocks & Software Protocols

### – Simple


- Common on Most Embedded Processors
- Address, Data, Chipselect, R/W control, Etc.
- Simple Software Control of Memory-Mapped Peripherals

# Processor Interface Issues

- Bus Frequency, I/O Timing, & I/O Standard
  - FPGAs Are Rich in I/O Standards
  - FPGA Tools Provide I/O Timing
  - High-Speed Busses Require High-Speed Design Techniques
    - See High-Speed Design Seminar Notes
- Control Signal Matching
- Data Transfer Latency
- Clock Domain Crossing

# Simple Processor Interface


- Maps FPGA to a Memory Region, SOPC Builder Decodes Each Element
- Operates Synchronous to the Processor's Bus Clock
- Translates Processor Signal Types to Avalon Equivalents






# Intel PXA255 Example

## Intel PXA255




## Altera® FPGA



# VLIO as an Avalon Master Port

- Intel PXA255 Variable Latency I/O (VLIO) Uses a Bi-Directional Data Path, RDY Signal to Add Wait States
- Interface Separates DATA into Read Data & Write Data Paths




VLIO	Avalon
RDY	waitrequest
MA [25:0])	address
nPWE	write_n
MD[31:0]	writedata
nOE	read_n
MD [31:0]	readdata
DQM[3:0]	Byteenable[3:0]
EXT_IRQ	irq
MEMCLOCK	clk
RESET	reset

# Relevant Verilog Code to Implement

```
module ext_proc_if (  
    //port declarations  
)  
    //signal declarations  
    assign a_write_n = e_pwe_n;  
    assign a_read_n = e_oe_n;  
    assign a_addr = {e_ma, 2'b0};  
    assign e_rdy = a_waitrequest;  
    assign a_be_n = e_dqm_n;  
    // work out the bi-directional data bus  
    // if output enable is low, then get the data from the readdata path of the Avalon switch fabric  
    assign e_data = (!e_oe_n && !e_cs_n)? a_data_read : 'bz;  
    // assign the Avalon Switch Fabric write data path to a the a_data_write net (i.e. the incoming data..  
    assign a_data_write = a_write_data;  
    always @(!e_cs_n)  
        begin  
            if (!e_pwe_n ) a_write_data = e_data;  
        end  
endmodule
```

# EMIF to Avalon Master Port

- Texas Instruments (TI) DSP External Memory Interface (EMIF) Uses a Bi-Directional Data Path
- Interface Separates DATA into Read Data & Write Data Paths



EMIF	Avalon
ARDY	waitrequest
ADDRESS [21:2]	address
AWE_n	write_n
DATA [31:0]	writedata
ARE_n	read_n
DATA [31:0]	readdata
BE[3:0]	byteenable
EXT_IRQ	irq
E_CLOCK	clk
reset	reset

# Relevant Verilog Code to Implement

```
module ext_proc_if (  
    //port declarations  
)  
    //signal declarations  
    assign a_write_n = e_write_n;  
    assign a_read_n = e_read_n;  
    assign a_addr = {e_addr, 2'b0};  
    assign e_rdy = a_waitrequest;  
    assign a_be_n = e_be_n;  
    // work out the bi-directional data bus  
    // if output enable is low, then get the data from the readdata path of the Avalon switch fabric  
    assign e_data = (!e_oe_n && !e_read_n && !e_cs_n)? a_data_read : 'bz;  
    // assign the Avalon Switch Fabric write data path to a the a_data_write net (i.e. the incoming data..  
    assign a_data_write = a_write_data;  
    always @(!e_cs_n)  
        begin  
            if (!e_write_n ) a_write_data = e_data;  
        end  
endmodule
```

# Simple Processor Interface

## ■ Advantages


- Simple as Wires—1 Logic Element (LE) to Control Data Bus I/O Direction
- Easy Access to Peripherals for the Incumbent Processor
- Limitless Options for Adding Components

## ■ Restrictions


- Processor Bus & FPGA Logic Operate on Single Clock Domain
- Processor Must Honor *waitrequest*

# Removing Clock Domain Restrictions


- State Machines Pass Transactions Between Clock Domains
- Processor State Machine Initiates Transaction
  - Waits for Avalon Master State Machine To Complete
- Avalon Master State Machine Initiates Transaction with Avalon Switch Fabric
  - Waits for Avalon Switch Fabric to Complete



# State Machine Control Diagram



External CPU or Digital Signal Processor (Host) SM Diagram



Avalon Master SM Diagram



# State Machine Control

## ■ Advantages

- Processor & FPGA Operation Decoupled
- Each Side Free to Operate at  $f_{MAX}$

## ■ Restrictions


- Adds Size & Complexity to Core
- Adds 3-5 Cycles of Latency per Transaction

# Removing *waitrequest* Restriction

- Fixed Timing Between Processor & Interface
  - FIFO or DPRAM
  - Additional Logic Required to Move Data In/Out of FIFO / DPRAM
- FIFO-Based Interface
  - Single Address, No Random Access
  - Excellent for Data Streaming Applications
- Dual-Port RAM-Based Interface
  - Allows Fully Loaded Memory with Random Access
  - Excellent for Multi-Processor Applications


# FIFO-Based Interface

- FIFO Used to Stream Data to/from a Fixed Destination
  - Custom Accelerators
  - Streaming Devices
- Data Movement Controlled by Nios II Processor, DMA Controllers, Custom Logic
- FIFO Depth Affects Data Throughput




# DPRAM-Based Interface

- DPRAMs
  - Random Access
  - Mailbox Access
- DPRAM Has Fixed Cycle Timing
- Data Movement on DPRAM Slave Controlled by:
  - Soft Embedded Processor
  - DMA on FPGA
  - IP Accelerator



# Combination of Interfaces

- Variable Cycle Interfaces
  - Random Access Peripherals
  - Control Variables
- FIFO/DPRAM
  - Low-Latency
  - Streaming Data
- Use External Processor Chip\_Selects to Select the Interface



# Interface Bandwidth & Throughput

- Determined by Your Processor Bus
  - Width of Bus, Frequency of Bus, Number Cycles per Transfer
- Dedicated or Shared Peripheral
  - SOPC Builder Easy to Define
  - Slave-Side Arbitration
- Latency
  - Processor: Inherent by Design
  - Processor Interface: Depends on Type Used
  - Avalon Switch Fabric: 0 Cycles, Combinatorial
  - Peripherals: Defined by the Peripheral

# Summary

- Multiple Processor Interface Options
  - Simple Processor Interface
  - Asynchronous Interface with State Machines
  - FIFO-Based Interface
  - DPRAM-Based Interface
  - Combination Interfaces
- SOPC Builder Automatically Integrates Additional Components
  - Converts Your Concepts into Systems in Minutes

# Additional Resources

- SOPC Builder
  - Included in All Quartus II Products
- Evaluation Nios II & IP Cores
  - MegaCore IP Library CD
  - Nios II Embedded Processor Evaluation Edition
- [www.altera.com](http://www.altera.com)
  - Literature Section – SOPC Builder
  - Complete List of Application Notes
  - Wide Range of Tutorials





**SOPC**  
**WORLD**  
2004

# **Multi-Processor Systems in FPGAs: Implementation & Debug**

# Multi-Processor Systems

## Address these Challenges


- Increasing Application Requirements
  - Single Processor → Faster Clock Rate → Higher Power
  - Multi-Processors → Slower Clock Rate → Lower Power
  - Execute Tasks in Serial or Parallel for Highest Performance
- Expanding Product Functionality
  - Custom-Fit Processors for Specific Functions
- Simplify Application Software
  - Limit Code to the Task at Hand

# Multi-Processor Architectures

- Multiple Independent Processors
- Host with Off-Load Processors
- Serially Linked Processors
- Multi-Channel Processors


# Multiple Independent Processors

- Main System Processor
  - Primary Application
- Secondary Processors
  - System Monitoring & Reporting Functions




# Off-Load of Host Processor

- Application or I/O Requirements Not Being Met by CPU
- Add an Off-Load CPU
- Additional Off-Load CPU(s) to Further Address Performance or Functional Requirements




# Serial Processing

- Application Divided into Sequential Tasks
  - One Processor per Task
  - Simplify Software
- Processors Communicate Through Shared Data/ Resources




# Multi-Channel Processing

- Develop a Single Channel Solution
- Replicate to More Channels



# Master/Slave Processor System

- Master Processor
  - Running Operating System
  - Primary Application(s)
- Slave Processors
  - Operate Under Master Processor Control
- Examples
  - Load Balancing in Web Server
  - Control Processor with Multiple Processor Engines for Packet Processing






# Design Considerations

- System Development Environment
  - FPGAs
  - Soft Embedded Processors
  - System Development Tools
- Inter-Processor Communication
- Resource Sharing
- Software
  - Project Management
  - Collective Run & Stop Control

# Altera's Product Offerings






# Nios II Overview

- Family of 3 Processor Cores
  - Performance Over 200 DMIPS
  - Cost as Low as 35¢ of Logic
- Powerful New Software Development Tools
  - IDE/Debugger, RTOS, TCP/IP Stack
- Complete Portfolio of Development Kits
  - Stratix<sup>®</sup>, Stratix II & Cyclone<sup>™</sup> Kits
  - Application-Specific Expansion Boards



# Processor Cost vs. Performance



# FPGA Processor Core Advantages

## Low-Cost Embedded Solution



## Processor?


### Cyclone Series & Nios II Economy

CPU < 20% of Device

20 DMIPs

As Low as 35¢

## Complex Embedded System-on-a-Chip



## How Many Processors?

179,400  
Logic Elements

### Stratix II EP2S180 & Nios II Fast

CPU 1% of Device

220 DMIPs (each)

# Development Tools – SOPC Builder

Altera SOPC Builder - mutex

File System Module View Tools Help

System Contents | More "cpu0" Settings | More "cpu1" Settings | System Generation

Target: Nios Development Board, Stratix Pro (EP1S40) Target Device Family: Stratix System Clock Frequency: 50

Use	Description	Base	End	IRQ	IRQ
<input type="checkbox"/>	cpu0	0x00910000	0x009107FF		
<input checked="" type="checkbox"/>	cpu0_jtag_uart	0x009108A0	0x009108A7		1
<input checked="" type="checkbox"/>	cpu0_memory	0x00900000	0x0090FFFF		
<input checked="" type="checkbox"/>	cpu0_sdram	0x01000000	0x01FFFFFF		
<input checked="" type="checkbox"/>	cpu0_timer	0x00910800	0x0091081F		0
<input checked="" type="checkbox"/>	cpu1	0x00900000	0x009007FF		
<input checked="" type="checkbox"/>	cpu1_button_pio	0x00910860	0x0091086F		NC
<input checked="" type="checkbox"/>	cpu1_high_res_timer	0x00910820	0x0091083F		NC
<input checked="" type="checkbox"/>	cpu1_lcd_display	0x00910880	0x0091088F		
<input checked="" type="checkbox"/>	cpu1_memory	0x00800000	0x008FFFFFF		
<input checked="" type="checkbox"/>	cpu1_seven_seg_pio	0x00910890	0x0091089F		
<input checked="" type="checkbox"/>	ext_flash	0x00000000	0x007FFFFFF		
<input checked="" type="checkbox"/>	ext_ram_bus				
<input checked="" type="checkbox"/>	hw_mutex	0x00910870	0x00910873		
<input checked="" type="checkbox"/>	shared_uart	0x00910840	0x0091085F		NC 4

All Available Components

Add... Check


▲ Move Up ▼ Move Down

Done checking for updates.

Exit < Prev Next > Generate

# Host-Side Arbitration Scheme

Masters




Slaves

**Bottleneck**  
Arbiter Determines which Master Has Access to Shared Bus



# Slave Side Arbitration



*Simultaneous Operation for All Masters*

# SOPC Builder – Slave Side Arbitration

Altera SOPC Builder - mailbox

File System Module View Tools Help

System Contents | More "cpu\_0" Settings | More "cpu\_1" Settings | System Generation

Target: Nios Development Board, Stratix Pro (EP1S40) Target Device Family: Stratix System

cpu\_0 / instruction\_master (avalon)  
 cpu\_0 / data\_master (avalon)  
 cpu\_1 / instruction\_master (avalon)  
 cpu\_1 / data\_master (avalon)

Use	Module Name	Description	Base	End	IRQ	IRQ
<input checked="" type="checkbox"/>	cpu_0	Nios II Processor - Altera Corporation				
<input checked="" type="checkbox"/>	instruction_master	Master port				
<input checked="" type="checkbox"/>	data_master	Master port				
<input checked="" type="checkbox"/>	instruction_debug_module	Slave port	0x00000000	0x000007FF		
<input checked="" type="checkbox"/>	cpu_0_memory	On-Chip Memory (RAM or ROM)				
<input checked="" type="checkbox"/>	s1	Slave port	0x00002000	0x00002FFF		
<input checked="" type="checkbox"/>	cpu_1	Nios II Processor - Altera Corporation				
<input checked="" type="checkbox"/>	instruction_master	Master port				
<input checked="" type="checkbox"/>	data_master	Master port				
<input checked="" type="checkbox"/>	instruction_debug_module	Slave port	0x00000000	0x000007FF		
<input checked="" type="checkbox"/>	cpu_1_memory	On-Chip Memory (RAM or ROM)				
<input checked="" type="checkbox"/>	s1	Slave port	0x00003000	0x00003FFF		
<input checked="" type="checkbox"/>	shared_memory	On-Chip Memory (RAM or ROM)				
<input checked="" type="checkbox"/>	s1	Slave port	0x00001000	0x00001FFF		
<input checked="" type="checkbox"/>	flash_0	Flash Memory (Common Flash Interfac...	0x00800000	0x00FFFFFF		
<input checked="" type="checkbox"/>	tri_state_bridge_0	Avalon Tri-State Bridge				

All Available Components

Add... Check

▲ Move Up ▼ Move Down


⚠ cpu\_0 and cpu\_1 use the same reset address.

Exit < Prev Next > Generate

# Inter-Processor Communications


## ■ Memory Management

- Access Control
- Data Integrity
- Amount of Memory



# Sharing Memory


- Potential Problems with Shared Memory



*Processors Writing to  
the Same Buffer*


# Sharing Memory

- Partition & Allocate Memory by Processor
- Limit Access in Application Software



# Sharing Memory – Mailboxes

- Software Protocol Controls Exchange of Data
  - Flags Signal Data Ready or Taken
- Independent Data Buffers
  - $N * (N-1)$  Buffers Required
    - $N$  = Number of Processors Assumes All Shared



# Mailbox in SOPC Builder

Altera SOPC Builder - mailbox

File System Module View Tools Help

System Contents More "cpu\_0" Settings More "cpu\_1" Settings System Generation

Target: Nios Development Board, Stratix Pro (EP1S40) Target Device Family: Stratix System

cpu\_0 / instruction\_master (avalon)  
cpu\_0 / data\_master (avalon)  
cpu\_1 / instruction\_master (avalon)  
cpu\_1 / data\_master (avalon)

Use	Module Name	Description	Base	End	IRQ	IRQ
<input checked="" type="checkbox"/>	cpu_0	Nios II Processor - Altera Corporation				
<input checked="" type="checkbox"/>	instruction_master	Master port				
<input checked="" type="checkbox"/>	data_master	Master port				
<input checked="" type="checkbox"/>	jtag_debug_module	Slave port	0x00000000	0x000007FF		
<input checked="" type="checkbox"/>	cpu_0_memory	On-Chip Memory (RAM or ROM)				
<input checked="" type="checkbox"/>	s1	Slave port	0x00002000	0x00002FFF		
<input checked="" type="checkbox"/>	cpu_1	Nios II Processor - Altera Corporation				
<input checked="" type="checkbox"/>	instruction_master	Master port				
<input checked="" type="checkbox"/>	data_master	Master port				
<input checked="" type="checkbox"/>	jtag_debug_module	Slave port	0x00000000	0x000007FF		
<input checked="" type="checkbox"/>	cpu_1_memory	On-Chip Memory (RAM or ROM)				
<input checked="" type="checkbox"/>	s1	Slave port	0x00003000	0x00003FFF		
<input checked="" type="checkbox"/>	shared_memory	On-Chip Memory (RAM or ROM)				
<input checked="" type="checkbox"/>	s1	Slave port	0x00001000	0x00001FFF		
<input checked="" type="checkbox"/>	en_flash_0	Flash Memory (Common Flash Interfac...	0x00800000	0x00FFFFFF		
<input checked="" type="checkbox"/>	tri_state_bridge_0	Avalon Tri-State Bridge				

All Available Components

Add... Check


▲ Move Up ▼ Move Down

⚠ cpu\_0 and cpu\_1 use the same reset address.

Exit < Prev Next > Generate

# Sharing Resources – Mutex

- Controls Access to Shared Memory & Resources





# Mutex System in SOPC Builder

Altera SOPC Builder - mutex

File System Module View Tools Help

System Contents | More "cpu0" Settings | More "cpu1" Settings | System Generation

Target: Nios Development Board, Stratix Pro (EP1S40) | Target Device Family: Stratix | System Clock Freq

Use	Module Name	Description	Base	End	IRQ	IRQ
<input checked="" type="checkbox"/>	cpu0	Nios II Processor - Altera Corporation				
	instruction_master	Master port				
	data_master	Master port				
	itag_debug_module	Slave port	0x00910000	0x009107FF		
<input checked="" type="checkbox"/>	cpu0_itag_uart	JTAG UART	0x009108A0	0x009108A7	1	
<input checked="" type="checkbox"/>	cpu0_memory	On-Chip Memory (RAM or ROM)	0x00900000	0x0090FFFF		
<input checked="" type="checkbox"/>	cpu0_sdram	SDRAM Controller	0x01000000	0x01FFFFFF		
<input checked="" type="checkbox"/>	cpu0_sys_clk_timer	Interval timer	0x00910800	0x0091081F	0	
<input checked="" type="checkbox"/>	cpu1	Nios II Processor - Altera Corporation				
	instruction_master	Master port				
	data_master	Master port				
	itag_debug_module	Slave port	0x00900000	0x009007FF		
<input checked="" type="checkbox"/>	cpu1_button_pio	PIO (Parallel I/O)	0x00910860	0x0091086F	NC	
<input checked="" type="checkbox"/>	cpu1_high_res_timer	Interval timer	0x00910820	0x0091083F	NC	
<input checked="" type="checkbox"/>	cpu1_lcd_display	Character LCD (16x2, Optrex 16207)	0x00910880	0x0091088F		
<input checked="" type="checkbox"/>	cpu1_memory	IDT71V416 SRAM	0x00800000	0x008FFFFFF		
<input checked="" type="checkbox"/>	cpu1_seven_seg_pio	PIO (Parallel I/O)	0x00910890	0x0091089F		
<input checked="" type="checkbox"/>	ext_flash	Flash Memory (Common Flash Interface)	0x00000000	0x007FFFFFF		
<input checked="" type="checkbox"/>	ext_ram_bus	Avalon Tri-State Bridge				
	avalon_slave	Slave port				
	tristate_master	Master port				
<input checked="" type="checkbox"/>	hw_mutex	Interface to User Logic	0x00910870	0x00910873		
<input checked="" type="checkbox"/>	shared_uart	UART (RS-232 serial port)	0x00910840	0x0091085F	NC	4

All Available Components:

Add... Check

▲ Move Up ▼ Move Down

Done checking for updates.

Exit < Prev Next > Generate

# Software Development Challenges

- Software Development
- Maintaining Hardware/Software Coherency
- Partitioning Software
  - Sorry, That's Your Job

# Nios II Integrated Development Environment (IDE)\*

## ■ Features

- Project Management
- Editor & Compile
- Debugger
- Flash Programmer

## ■ Single JTAG

### Communication Link

- HW/SW Download
- HW/SW Debug
  - SignalTap® II Embedded Logic Analyzer
  - JTAG Debug Module
- JTAG UART

## ■ Advanced Hardware Debug Features

- Hardware Break Points, Data Triggers, Trace




# Nios II IDE: Project Management

## Software Templates

- Provide Easy-to-Use Examples
- Users May Add Their Own Templates

## Software Components

- System Library Customized to Hardware
- Painless Configuration



## Nios II IDE

### Features:

- Project Manager
- Editor & Compiler
- Debugger
- Flash Programmer

## Included Software Components

- LWIP TCP/IP Stack
- MicroC/OS-II RTOS\*
- Altera ZIP FS
- Nios II Run-Time Library

## Integrated Software Project Management




\* MicroC/OS-II requires a separate license for product deployment!

© 2004 Altera Corporation



# Nios II IDE – Multi-Processors

- Multiple Processors Support
- System Library Customized to the SOPC Builder Project
  - HW/SW Coherency
- Assign Regions of a Shared Memory to Individual Processors
  - Linker Script



# Nios II Hardware Abstraction Layer

## HAL Mailbox Routines

- **inter\_processor\_mbox\_init()**
  - Initialize a Mmailbox
- **inter\_processor\_mbox\_get()**
  - Copy a Message from Mailbox. Block Until Requested bBtes are Available.
- **inter\_processor\_mbox\_tryget()**
  - Copy a Message from Mailbox. Fail if Requested Bytes are Not Available.
- **inter\_processor\_mbox\_peek\_item()**
  - Copy a Message from Mailbox. Fail if Requested Bytes are Not Available. Do not Remove the Message from the Mailbox.
- **inter\_processor\_mbox\_put()**
  - Copy a Message to Mailbox. Block until the Message Can Be Placed in the Mailbox.
- **inter\_processor\_mbox\_tryput()**
  - Copy a Message to Mailbox. Fail if the Message Will Not Fit in the Mailbox.
- **inter\_processor\_mbox\_peek()**
  - Retrieve the Number of Bytes Available for Getting from the Mailbox.

## HAL Mutex Routines

- **inter\_processor\_mutex\_init()**
  - Initialize a Mutex, & Associate it with the Supplied Hardware Component.
- **inter\_processor\_mutex\_destroy()**
  - Destroy a Mutex, Disassociating it with the Supplied Hardware Component.
- **inter\_processor\_mutex\_lock()**
  - Acquire the Lock for the *Mutex*. Block until The Lock Can Be Acquired.
- **inter\_processor\_mutex\_trylock()**
  - Acquire the Lock for the *Mutex*. Return if the *Mutex* is Unavailable.
- **inter\_processor\_mutex\_unlock()**
  - Release the Lock for the *Mutex*.

# Nios II IDE: Debugger

## Basic Debug


- Run Controls
- Stack View
- Active Debug Sessions

## Source View

- Breakpoints
- Code Position

## Memory View

- Variables
- Registers
- Signals



## Nios II IDE

### Features:

- Project Manager
- Editor & Compiler
- **Debugger**
- Flash Programmer

## Debug Scope

### Debug Targets:

- Hardware (JTAG)
- Instruction Set Simulator
- Logic Simulator (ModelSim)

### Debug Scope:


- HW/SW breakpoints
- H/W Data Triggers
- Watchpoints
- Instruction Trace

*Integrated, Broad  
Capability Debug*



# Debug – Multi-Processor Support

## ■ Collective Launch & Terminate





# Multi-Processor Systems Using FPGAs

## ■ Multi-Processors

- Address Increasing Application Requirements
- Expand Product Functionality
- Simplify Software Development

## ■ FPGAs, Nios II, SOPC Builder

- The *Perfect-Fit* Solutions

# Additional Resources


- Nios II & IP MegaCore<sup>®</sup> Functions
  - Nios II Embedded Processor Evaluation Edition
  - MegaCore IP Library CD
- SOPC Builder
  - Included in All Quartus<sup>®</sup> II Products
- [www.altera.com](http://www.altera.com) Literature Section
  - Multi-Processor Systems with Nios II Application Note
  - Nios II Handbook
  - SOPC Builder Documentation



**SOPC**  
**WORLD**  
2004

# **Multi-Processor Systems in FPGAs: Implementation & Debug**

# FPGAs for Multi-Processor Designs





**SOPC**  
**WORLD**  
2004

**Thank You !**