

COEN-6501 DIGITAL SYSTEMS AND SYNTHESIS

Final Examination, Dec. 13, 2012
Official Calculators are allowed
Time Allowed: 3hrs
All questions carry equal weight

Examiner: A. J. Al-Khalili

Answer all questions

Question 1

The following VHDL model illustrates embedded code for generate statements to describe a two dimensional structure.

- Correct all syntax and semantic errors.
- Draw the logic diagram described by the VHDL model.
- Generate the Boolean expression for $X = F(A,B)$.

```
L1  Entity Logic is;
L2  port (A,B: in BIT (3 downto 0) X: out bit);
L3  end LOGIC
L4  architecture STRUCTURE of LOGIC is
L5  component AND2-GATE
L7  port
L6  (A,B: in BIT; Z: out BIT); end component;
L7  component OR_2GATE port (A,B: in BIT; Z out out bit); end component
L8  OR2_GATE;
L9  signal ASIG , OSIG: BIT_VECTOR( 3 downto 0) := X"0";
L10 begin
L11 R: for COL in 1 to 2 generate
L12   C: for ROW in 3 downto 0 generate
L13    R1: if (COL=1) generate
L14     AX: AND2_GATE portmap (A(ROW), B(ROW), ASIG(ROW));
L15    end generate R1;
L16    R1C: if (COL=2 and ROW/=0) generate
L17     OX: OR_2GATE portmap(ASIG(ROW), O(ROW), OSIG(ROW-1));
L18    end generate R1C;
L19    R1C0: if (COL=2 and ROW=0) generate
L20     O0: OR_2GATE portmap (ASIG(ROW), OSIG(ROW),X);
L21    end generate R1C0;
L22  end generate C;
L23  end generate R;
L24  end STRUCTURE;
```

Question 2

The circuit shown in Fig. 1 given below is a Controller. The timing characteristic of the gates and the flip-flops are listed below. The circuit operates at a supply voltage of $5V \pm 10\%$ in an ambient temperature range of 0 to 25 °C with a power dissipation of 1.0 W. The thermal resistance of the package is 40 °C/W and the process variation factor is $\pm 20\%$. Determine:

- All the paths in the circuit.
- The critical path in the circuit. What will be the typical delay of the path?
- Maximum speed of operation for the worst conditions.

Notes:

- Arrival times of inputs: Start, Zero, External is at $-\infty$ and all are registered inputs.
- Temperature degrading factor $M=1.5$
- K_1, K_2 are input and output degrading factors.

Component	Tp (ns)	Input Loading (UL)	K1 (ns/UL)	K2 (ns/fo)
Inverter	0.15	1	0.08	0.1
NAND	0.3	1.5	0.12	0.15
AND	0.8	2.5	0.12	0.15
D-FF (tsu=0.5, th=0.2ns)	0.7	2	0.10	0.2




Fig. 1 of Question 2


Question 3

- a) Design a full Subtractor
- b) Implement the subtractor in an FPGA with 2 input Look-Up Tables. Implement the same with a 3 input Look-Up Tables. Compare the two results

Question 4


It is required to design a multi-operand adder based on Carry Save Adder (CSA) architecture. Assume the number of operands is equal to five (v,w,x,y,z), each with a width of 4 bits as shown below.

- a) Construct the adder using a Manchester carry adder for the output stage.
- b) Evaluate the area in terms of equivalent Full Adder, A and delay in terms FA delay D. assume a MUX is 0.5A, 0.5D and any gate is 0.25A,0.25D
- c) Insert a pipeline before the Manchester Carry Adder. Perform the necessary analysis to show the impact of addition of the pipeline register on the speed and area. Assume the following parameters for each Flip Flop in the register: Clock to output delay, $t_{CQ} = 1.5D$, Set up time $t_{su} = D$ and Hold time, $t_h = 0.5D$.




Question 5

Design a Finite State Machine (FSM) to be used as start of a message detector. Serial data, one bit at a time, in packets of 4 bits entering the FSM on line x, are synchronized with the clock and analyzed. The start of data is indicated with arrival of either "1010" or "0101" where an output, z=1 is generated. A separate reset mechanism will put the machine in the initial state.



Question 6

- a) Represent $A = 0.25$ and $B = -10$ in a floating point format given below assuming a hidden '1'



- b) Add, $A + B$ in a floating point format and give your result in packaged format.
- c) Explain the IEEE, rounding method of "to nearest even"
- d) Give an architecture for floating point Adder.


Question I

COEN 6501 - Dec 2012

i (14)

```

1 L1 Entity Logic is;
2 L2 port (A,B: in BIT (3 downto 0) X: out bit);
3 L3 end LOGIC
4 L4 architecture STRUCTURE of LOGIC is
5 L5 component AND2-GATE
L7 port
L6 (A,B: in BIT; Z: out BIT); end component;
6 L7 component OR_2GATE port (A,B: in BIT; Z out out bit); end component
L8 OR2_GATE;
L9 signal ASIG , OSIG: BIT_VECTOR( 3 downto 0) := X"0";
L10 begin
L11 R: for COL in 1 to 2 generate
L12 C: for ROW in 3 downto 0 generate
L13 R1: if (COL=1) generate
L14 AX: AND2_GATE portmap (A(ROW), B(ROW), ASIG(ROW));
L15 end generate R1;
L16 R1C: if (COL=2 and ROW/=0) generate
L17 OX: OR_2GATE portmap(ASIG(ROW), O(ROW), OSIG(ROW-1));
L18 end generate R1C;
L19 R1C0: if (COL=2 and ROW=0) generate
L20 O0: OR_2GATE portmap (ASIG(ROW), OSIG(ROW),X);
L21 end generate R1C0;
L22 end generate C;
L23 end generate R;
L24 end STRUCTURE;
    
```




iii (3)
$$X = ((A(3) \cdot B(3) + OSIG(3)) + A(2) \cdot B(2) + A(1) \cdot B(1)) + A(0) \cdot B(0)$$

= 0

Q2

COEN 6501

Dec 2012



d) ③

There are 5 paths

- ① R1 → G1 → G5 → R1
- ② R1 → G3 → G6 → R2
- ③ R3 → G4 → G6 → R2
- ④ R3 → G2 → G5 → R1
- ⑤ R2 → G7 → R3

Paths ① ② ③ ④ are EQUAL

b) ④ Path ①

$$\begin{aligned}
 &0.7 + 0.2(3) + 2 * 0.1(1.5) \\
 &0.3 + 0.15(1) + 0.12(1.5) \\
 &0.3 + 0.15(1) + 0.12(2) \\
 &\quad + 0.5 = 3.42 \text{ ns}
 \end{aligned}$$

Path ⑤

$$\begin{aligned}
 &0.7 + 0.2(1) + 0.1(2.5) \\
 &0.8 + 0.15(1) + 0.12(2) \\
 &\quad + 0.5 = 2.84 \text{ ns}
 \end{aligned}$$

Critical path is path 1. With max frequency of $\frac{1}{3.42} \approx \underline{\underline{292.4 \text{ MHz}}}$

e) ③ Worst case

$T_a = 25^\circ\text{C}$ $\theta = 40^\circ\text{C/W}$ $P = 1\text{W}$

$P = \frac{T_J - T_a}{\theta}$ $T_J = 65^\circ\text{C}$

$f_t = \left(\frac{T_J}{T_a}\right)^{-1.5} = \left(\frac{338}{298}\right)^{1.5} = 1.20$

Voltage

$$K_v = \frac{1}{(1 \pm 0.01\% V_0)}$$

with $\pm 10\%$ worst case is 90%.

$$= \frac{1}{1-0.1} = \frac{1}{0.9} = 1.11$$

Process

$$K_p = (1 + 0.01 K_p)$$

with $\pm 20\%$

$$= 1 + 0.2 = 1.21$$

$$K = K_p * K_v * K_T = 1.11 * 1.21 * 1.20$$

$$\approx 1.6$$

Worst Case frequency \approx 182.75

Q3

COEN 6501 Dec 2012

a) ④

	A	B	B_{in}	D	B_{out}
0	0	0	0	0	0
1	0	0	1	1	1
2	0	1	0	1	1
3	0	1	1	0	0
4	1	0	0	0	0
5	1	0	1	0	0
6	1	1	0	0	0
7	1	1	1	1	1

B_{in}	00	01	11	10
0	0	1	1	1
1	1	1	1	0



$D = A \oplus B \oplus B_{in}$

B_{in}	00	01	11	10
0	0	1	1	1
1	1	1	1	0

$B_{out} = \bar{A}B_{in} + \bar{A}B + BB_{in}$

OR $B_{out} = \bar{A}B + B_{in} (A \oplus B)$


Two input table





b) ③

Implementation

Three input Table



c) ③
2 input LUT



Comparison

A2
Area of 2 Variable LUT:
4 Cell + 3 MUX

D2
Delay Read:
1 Cell + 2 MUX

A3
Area of 3 Variable LUT:

8 Cell + 7 MUX

D3
Delay Read:

1 Cell + 3 MUX

Comparison


Area of 2 LUT
7 A2 = 28 Cell + 21 MUX

Delay of 2 LUT
1 Cell + 6 MUX

Area of 3 LUT
8 Cell + 7 MUX

Delay of 3 LUT
1 Cell + 3 MUX

Using 3-input LUT is faster and more saving in area



b) $Delay = 3D + 0.25D + 4 \times 0.5D + 0.25 = 5.5D$

CSA PG MUX_s XOR

Area = $12A + 10 \times 0.25A + 5 \times 0.5A = 17A$

FA Gates MUX_s

c) When we insert the pipeline, the Combinational logic is broken into 2 parts

First part will be the CSA = $3D$

Second part will be Manchester = $4 \times 0.5D + 0.25D + 0.25D = 2.5D$

Second part is less than the first part delaywise \rightarrow

$T = 1.5D + 3D + D = 5.5$


T_{eq} CSA t_{su}

Delay is not improved yet, the area is increased by 9 FF.


Q5

COEN 6501


Dec 2012




min term	Present State				Next State			output Z
	y ₂	y ₁	y ₀	x	y ₂ ⁺	y ₁ ⁺	y ₀ ⁺	
0	0	0	0	0				
1	0	0	0	1				
2	0	0	1	0				
3	0	0	1	1				
4	0	1	0	0				
5	0	1	0	1				
6	0	1	1	0				
7	0	1	1	1				
8	1	0	0	0				
9	1	0	0	1				
10	1	0	1	0				
11	1	0	1	1				
12	1	1	0	0				
13	1	1	0	1				
14	1	1	1	0				
15	1	1	1	1				




$$y_2^+ = y_2 + \bar{y}_2 \bar{x} + y_0 x + y_1 y_0$$



$$y_1^+ = y_1 + y_0 + y_2 \bar{x}$$



$$y_0^+ = y_1 + x + y_2 \bar{y}_0$$



$$Z = y_2 y_1 \bar{y}_0 x + \bar{y}_2 y_1 y_0 \bar{x}$$

Using D Flip Flop $y_i^+ = D_{in}$

