Altera FPGA Family Summaries

• Altera Flex10K/10KE

  • LEs (Logic elements) have 4-input LUTS (look-up tables) +1 FF
  • Fast Carry Chain between LE’s, Cascade chain for logic operations
  • Large blocks of SRAM available as well

• Altera Max7000/Max7000A

  • EEPROM based, very fast (Tpd = 7.5 ns)
  • Basically a PLD architecture with programmable interconnect.
  • Max 7000A family is 3.3 v

Previous slide

Next slide

Back to first slide

View graphic version